Modern memory access schedulers employed in GPUs typically optimize for memory throughput. They implicitly assume that all requests from different cores are equally important. However, we show that during the execution of a subset of CUDA applications, different cores can have different amounts of tolerance to latency. In particular, cores with a larger fraction of warps waiting for data to come back from DRAM are less likely to tolerate the latency of an outstanding memory request. Requests from such cores are more critical than requests from others. Based on this observation, this paper introduces a new memory scheduler, called (C)ritica(L)ity (A)ware (M)emory (S)cheduler (CLAMS), which takes into account the latency-tolerance of the cores that generate memory requests. The key idea is to use the fraction of critical requests in the memory request buffer to switch between scheduling policies optimized for criticality and locality. If this fraction is below a threshold, CLAMS prioritizes critical requests to ensure cores that cannot tolerate latency are serviced faster. Otherwise, CLAMS optimizes for locality, anticipating that there are too many critical requests and prioritizing one over another would not significantly benefit performance.
INTRODUCTION
Graphics Processing Units (GPUs) are becoming increasingly popular for general purpose computing due to their capability in providing large improvements in performance and Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org. energy efficiency compared to CPUs [1] [2] [3] 11, 24, 49, [55] [56] [57] 59, 69, 77, 80, 90] . GPUs achieve significant speedups by exploiting high thread-level parallelism (TLP). They launch thousands of threads across multiple cores to mask the performance bottlenecks of a single thread. Threads are typically grouped into fixed-sized batches known as warps or wavefronts. To serve the high memory-demands of thousands of concurrently executing threads, many modern GPUs use GDDR5 memory, which typically has 3-4 times the peakbandwidth of the high-end DDR4 memories used in chip multiprocessors.
Although high-bandwidth memory systems have increased GPU performance substantially, memory bandwidth is still precious and a critical performance determinant [27, 31, 39, 41, 43, 68, 72, 88] . In fact, it will be more so as compute resources on GPUs continue to increase [28, 38, 41, 43] . To address this, a large body of work has focused on improving bandwidth utilization (e.g., [4, 7, 40, 41, 68, 88] ), and caching efficiency in GPUs (e.g., [5, 35, 41, 58, 75] ). However, past works primarily focus on improving application performance by treating all threads and memory requests with equal importance. This phenomenon stems from the fact that GPUs typically focus on improving the collective performance of multiple concurrently executing threads, by overlapping their execution. In the same vein, the commonlyused memory request scheduling policy, First-ready FirstCome First-Served (FR-FCFS) [73, 74, 93] , implicitly assumes that all memory requests are equally critical for overall performance, and hence, it aims to maximize memory data throughput rather than minimize latency of specific requests or cores.
We observe that, in a subset of CUDA applications, due to the contention of memory requests from different cores in the memory system (along with interconnects and shared caches), and the inability of the FR-FCFS memory scheduler to distinguish between the memory requests originating from different cores, GPU cores experience significant variation in average memory access latencies. Due to such variation, the number of stalling warps that belong to the cores that suffer from higher memory access latencies is typically higher than that of other cores, making the former type of cores less latency tolerant, i.e., more critical for overall performance. Thus, because different cores have varying degrees of tolerance to latency during execution, their corresponding memory requests have varying degrees of criticality.
In contrast to the purely locality-focused memory schedulers, our goal in this work is to design a memory scheduler that is cognizant of the latency tolerance of cores. One simple idea based on our observation is to detect and always prioritize critical requests over non-critical requests.
As the cores that lack enough warps to hide the long memory latencies are more likely to quickly stall for the data to come back, prioritizing requests from such cores in the memory controller provides a way of pro-actively avoiding them from getting stalled. However, we find that such a memory scheduler that is focused purely on core criticality degrades DRAM access locality significantly. This motivates us to explore more intelligent memory scheduling schemes that consider both criticality and locality. To this end, we introduce the (C)ritica(L)ity (A)ware (M)emory (S)cheduler (CLAMS) for GPUs, which achieves a fine balance between core criticality and DRAM access locality.
The CLAMS design comprises four steps. First, it periodically calculates the current level of latency tolerance of a GPU core. It does so by periodically calculating the fraction of short-latency warps on the core.
1 A core is expected to be more latency tolerant if most of the launched warps are short-latency warps that execute compute instructions or that find their required data in privates caches. Second, CLAMS periodically ranks the cores based on their current level of latency tolerance, and tags the memory requests with the core's rank. The ranking is done in such a way that the cores that have lower latency tolerance are ranked lower. Third, based on the value of the rank, CLAMS determines whether or not a request should be considered critical. To do so, it uses a criticality-rank threshold (T hCR), which specifies up to which rank a request should be considered as critical. Fourth, CLAMS decides whether or not a critical request should be prioritized in the memory scheduler, by also taking into account DRAM access (row-buffer) locality. It does so by periodically calculating the percentage of requests that are considered as critical in the memory request buffer, and comparing it to a value called the schedulingmode threshold (T hSM ). If the percentage of critical requests is below T hSM , CLAMS goes into criticality mode, where it prioritizes critical requests to ensure cores that cannot tolerate latency are serviced faster. Otherwise, CLAMS operates in locality mode, where it optimizes for locality (like existing schedulers), anticipating that there are too many critical requests to prioritize one over another.
To our knowledge, this is the first work that observes latency tolerance differences between GPU cores and exploits such differences to improve GPU resource management, focusing on memory request scheduling. This paper makes the following contributions:
• We introduce the concept of core-criticality in GPUs. We show that all GPU cores do not possess the same latency tolerance at all times, and this variation in latency tolerance across cores is one of the key reasons for different levels of criticality among memory requests, which is not exploited by current GPU memory request schedulers.
• We introduce the first GPU memory scheduler, CLAMS, which takes into account core-criticality and achieves a fine balance between criticality and locality via our new dynamic criticality estimation mechanism. We propose three different designs for CLAMS: static, semi-dynamic (Semi-Dyn) and dynamic (Dyn) based on how required thresholds (T hCR and T hSM ) are computed, and find that Dyn-CLAMS is the best performer due to its ability to compute these thresholds at runtime and thereby adapt dynamically to varying application demands.
• We present a comprehensive experimental evaluation of three CLAMS designs as compared to commonly used FR-FCFS [73, 74, 93] and FR-FCFS-Cap [62] memory schedulers using a variety of CUDA applications. Our results show that Dyn-CLAMS reduces the latency of critical memory requests by 35%, resulting in an average 9% IPC improvement (maximum 15%) over the FR-FCFS scheduler, and is within 1% of an idealized CLAMS design that uses best threshold values profiled separately for each application. Furthermore, the performance of none of the evaluated applications degrades with our mechanism.
BACKGROUND AND MOTIVATION
A typical GPU consists of multiple simple cores, also called streaming-multiprocessors 2 [67] in NVIDIA terminology. Each core is associated with private L1 data, texture and constant caches, along with software-managed scratchpad memory. The cores are connected to memory channels (partitions) via an interconnection network. Each memory partition is associated with a shared L2 cache, and its associated memory requests are handled by a GDDR5 memory controller. When an application kernel is launched on a GPU, the memory requests originating from different cores interfere at various levels of the GPU memory hierarchy, such as the interconnect, last-level caches, and mainmemory. At each of these levels, the underlying shared resource management policies do not consider the source core-ids of the requests while making decisions, and therefore might allocate shared resources across different cores in an uneven fashion. Our detailed analysis shows that such uneven allocation can lead to significant variation in average memory latencies across different GPU cores. 4   1xB  2xB  4xB  1xB  2xB  4xB  1xB  2xB  4xB  1xB  2xB  4xB  1xB  2xB  4xB  1xB  2xB  4xB  1xB  2xB  4xB  1xB  2xB  4xB  1xB  2xB  4xB  1xB  2xB  4xB  1xB  2xB  4xB  1xB  2xB  4xB   LUH RED SCAN LPS  RAY CONS SCP  BLK  HS  CFD GAUSS To understand this variation, we calculate the coefficient of variation (COV) in memory access latencies, which is defined as the ratio of standard deviation over arithmetic mean of the average memory access latencies experienced by different cores. Figure 1 shows the COV in memory access latencies as well as COV in IPCs across different cores for 11 different CUDA applications, averaged across fixed epochs 3 , for three different scenarios: applications when executed on a GPU that has 1) equal to (1xB), 2) double (2xB), and 3) quadruple (4xB) the peak memory bandwidth of our baseline GPU architecture. In the baseline scenario (1xB), we observe significant COV in latencies across cores for applications like LUH (13%), RAY (33%), SCAN (19%), and RED (18%). Because of such variation, many GPU cores experience higher memory access latencies than others. Therefore, such cores have a high number of stalling warps on memory, making them less latency tolerant than other cores. This might also result in higher stall times for these cores, leading to significant COV in IPCs across different cores, as shown in Figure 1 .
We observe significant COV in both latencies and IPCs for RAY, LUH, and RED, stressing the fact that variation in latencies can lead to significant variation in IPCs across cores. In addition to this observation, we notice two contrasting cases. First, in SCAN, variation in latencies across cores is higher than variation in IPCs. This is because SCAN is able to tolerate higher latencies up to a certain level, which reduces the variation in IPCs. Second, in LPS and CFD, much lower variation in latencies across cores is present compared to variation in IPCs. This is because CTA and instructionmix load imbalance [6, 43, 54, 89] across cores also causes IPC variation during application execution. Finally, we observe that increasing the peak memory bandwidth leads to a significant decrease in COV in latencies as well as in IPCs, implying that memory bandwidth contention of different cores in the memory system is a major cause of COV in latencies as well as in IPCs.
Our goal is to develop a mechanism that prioritizes the cores that suffer from lower latency tolerance. Improving the performance of these cores would improve overall system performance by enabling these cores to make progress (Section 3.1). We expect such a mechanism to specifically benefit those applications that have significant COV in both latencies and IPCs (e.g., RAY, LUH, and RED), and not so for those applications that have small COV (e.g., BLK, HS). Such a mechanism can be employed at various levels. For example, a warp scheduler can be employed to control the progress of each core separately. However, since the cores contend for the memory system resources, especially main memory bandwidth, a memory scheduling mechanism can be more effective to expedite the requests of cores with lower latency tolerance, and is therefore the focus of this paper. Thus, in this work, we design a new GPU memory scheduler that is aware of the latency tolerance of individual cores.
CORE CRITICALITY: BASIC IDEAS AND METRICS
In this section, we describe and analyze the metrics to gauge the latency tolerance of a core and its variance across cores.
Latency Tolerance as a Measure of Core Criticality
A GPU core achieves high latency tolerance by hosting a large number of warps. If some warps get blocked because of pending DRAM accesses, the remaining warps can continue their execution and potentially mask the long latency penalties of the blocked warps. In order to quantify the level of latency tolerance on a GPU core, we employ a two-step strategy. The first step is to classify the warps as shortlatency and long-latency warps. The short-latency warps are the issued warps that do not have any pending memory request(s). In other words, they are currently executing either compute instructions or instructions whose required data is already present in the private caches. Therefore, these shortlatency warps are expected to provide latency tolerance to the core in the presence of the remaining long-latency warps whose execution might be blocked for hundreds of cycles due to pending memory request(s). After classifying the warps into short-latency vs. long-latency, the second step is to periodically 4 calculate the ratio of short-latency warps over total issued warps. Note that the sum of short-latency and long-latency warps is equal to the total issued warps, and thus this ratio can take a value between 0 and 1. We use this ratio as a metric to gauge the latency tolerance of a core. We call it the short-latency ratio. A high value of this ratio indicates that the core has a high percentage of short-latency warps, suggesting that the core has high latency tolerance.
We observe in our experiments that, relative change in IPC and relative change in our latency tolerance metric has an average correlation of 74% across our application suite (described in Section 6). This means that improving the latency tolerance of a core might improve its IPC. We also observe that a mechanism that prioritizes the memory requests of cores that have lower latency tolerance can have higher impact on overall performance. For example, it is more advantageous to make one more additional warp ready to execute in a core with zero short-latency warps (i.e., a core with no latency tolerance) compared to doing so in a core with a large number of short-latency warps (i.e., a core with enough latency tolerance).
To analyze the criticality of cores, we quantize our latency tolerance metric, short-latency ratio, into eight equal parts.
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Based on this value, we assign a criticality rank to a core. Essentially, each equal part of the short-latency ratio corresponds to a rank. For example, if this ratio is less than or equal to 1 8 , the core is considered to be the most critical and is in rank-1 state. Similarly, if a core's short-latency ratio is greater than 7 8 , that core is considered to be the least critical, and is in rank-8 state.
Formally, we consider a core to be critical if the current rank of the core is less than or equal to a Criticality-RankThreshold (T hCR). In other words, the value of T hCR specifies up to which rank the core should be considered as critical. For example, a T hCR value of 4 implies that the core is considered critical only if its current rank is less than or equal to rank 4.
Understanding Variation of Criticality Across Cores
Not only the latency tolerance of a core can change during execution, but we also observe that there is a wide variation in latency tolerance across GPU cores. To measure this variation, we introduce a metric, called percentage of critical cores (PCC), which is defined as the percentage of GPU cores that are in the critical state. Since a core is treated as critical based on the chosen value of CriticalityRank-Threshold (T hCR), PCC needs to be defined for a particular value of T hCR. Hence, we define PCC(T hCR) as the percentage of critical cores (PCC) for a particular T hCR, where T hCR can take any integer from 1 to 8. If PCC(T hCR) is 100%, it means that all cores are critical, and have similar latency tolerance. If PCC(T hCR) is 0%, it means that all cores are non-critical. In both cases, the variation in criticality across cores is insignificant. On the other hand, if the value of PCC(T hCR) is in mid-range, then some cores are critical and the remaining cores are not. Therefore, the value of PCC(T hCR) gives a notion of the variation in criticality across cores. For a better understanding of the PCC metric, consider Figure 2, which shows the rank of three cores of a GPU. We notice that if T hCR is chosen as 1, PCC is 0%, as all cores have higher rank than 1 and no core is considered critical. With T hCR equal to 4, the value of PCC is 33%, as the rank of core-3 is less than the chosen value of T hCR, making it the only critical core in the system. With T hCR equal to 7, the value of PCC is 100%, as all cores are considered critical because the rank of every core is less than T hCR.
We observe that as T hCR increases, the number of critical cores also increases (or remains the same).
Therefore, PCC(T hCR) also increases (or remains the same) as T hCR increases from 1 to 8. Observation I: PCC is dependent on the chosen criticality-rank threshold. During application execution, the instantaneous PCC(T hCR) is a function of the chosen T hCR value. For example, in SCP, values of PCC(T hCR = 1) and PCC(T hCR = 7) at a given time are very different. This follows from our previous discussion: as T hCR increases, the number of critical cores increases, leading to high PCC values. The other three applications (LUH, RAY, CONS) also exhibit this trend.
Analysis of the PCC metric.
Observation II: PCC varies within an application over time. Even for a fixed value of T hCR, PCC(T hCR) may not be constant throughout execution. For example, as observed prominently in LUH and RAY, PCC(T hCR = 4) can be different over time, implying that the number of critical cores for the same value of T hCR is not constant over time. In CONS, the change in PCC(T hCR) over time is not very prominent, and PCC(T hCR = 4) is in the mid-range (40-60%), implying that roughly half the cores are critical.
Observation III: PCC varies across applications. Across applications, even for the same value of T hCR, PCC(T hCR) can be very different. For example, at T hCR = 4, RAY and SCP have very different PCC(T hCR = 4) values (SCP's is fairly higher than RAY's). This indicates that, with T hCR = 4, the number of critical cores for SCP is higher than that of RAY.
We also analyze the effect of memory bandwidth on the PCC metric. Figure 4 plots PCC 6 for varying amounts of main memory bandwidth (as described in Figure 1 ). We make one major observation:
Observation IV: PCC reduces significantly as main memory bandwidth increases. This trend is consistent with our discussions from Section 2 that the variation average memory latency observed by different cores (i.e., variation in criticality across different cores) reduces with higher memory bandwidth. 
ANALYZING CRITICALITY IN THE MEMORY SYSTEM
Cores with low latency tolerance are less likely to tolerate the latency of an outstanding memory request, making their requests more critical. Thus, our goal is to design a criticality-aware memory-scheduler that takes advantage of differences in criticality among requests and prioritizes the latency-critical requests to improve system performance. One of the important steps in designing such a memory scheduler is to gauge the variation in criticality across GPU cores. As discussed in Section 3.2, the PCC(T hCR) metric is one of the key indicators of existence of different levels of criticality among cores, and in turn their corresponding memory requests. If the PCC(T hCR) metric indicates that the latency tolerance variance across cores exists for a particular value of T hCR, the memory scheduler can potentially prioritize requests from cores that have lower ranks. This is because such cores are more likely to have a large number of stalled warps that are waiting for memory requests to be serviced. We can prioritize requests from such cores to proactively avoid causing these cores to stall. However, note that as PCC(T hCR) is dependent on T hCR, we need to carefully examine the PCC(T hCR) values for all possible values of T hCR, to understand at what level of T hCR does substantial latency criticality variation across cores exist (if at all). If the PCC(T hCR) metric does not indicate significant variance at any T hCR level, the memory requests from different cores will have similar latency criticality. If this is the case, the memory scheduler can focus on preserving locality (like an existing GPU memory scheduler) since giving some requests higher priority than others is less likely to improve system performance.
The calculation of PCC(T hCR) requires global information exchange across cores, and the hardware overhead of calculating this information and then communicating it directly to the memory controllers (MCs) periodically can be expensive. Instead, we propose to capture the variations in latency tolerance across cores directly at the MCs. To do so, we relay the current latency tolerance level of a core to the GPU memory scheduler by tagging the memory requests originating from that core with the core's current rank, and then calculating, at the MC, a metric called percentage of critical requests (PCR), which is defined as percentage of critical memory requests present in the MC memory request buffer. Again, because the decision of defining requests (or cores as we discussed before in Section 3.2) as critical is dependent on the value of T hCR, we define PCR(T hCR), which is the percentage of critical requests (the requests that are tagged with rank values less than or equal to T hCR) in the MC request buffer. Note that the observations discussed for PCC(T hCR) in Section 3.2 hold true for PCR(T hCR) as well. This is because the only difference of PCR(T hCR) from PCC(T hCR) is that PCR(T hCR) considers criticality of requests instead of their corresponding cores.
In Figure 5 , we plot PCR(T hCR) over time for the same four applications shown in Figure 3 , for the same values of T hCR = {1, 4, 7}. We observe that in both Figure 3 Figure 5 , are highly correlated with the PCC(T hCR) curves shown in Figure 3 ) Thus, a criticality-aware memory scheduler could make scheduling decisions based on PCR(k) ∀k ∈ {1...8} information calculated locally at the MC, instead of using the global PCC(k), ∀k ∈ {1...8} information. Relaying each core's rank information to the MC, and then periodically calculating PCR(T hCR) at the MC has two primary benefits: (1) this percentage can be calculated locally at the MC without requiring communication across MCs, as we just discussed, (2) the calculations to find the appropriate T hCR value (discussed in Section 5) and other optimizations can also be done locally at the MCs. Scope of Criticality Aware Scheduling. To understand the scope (i.e., potential opportunity) of criticality-aware memory scheduling in GPU workloads, we investigate the existence of memory requests with different criticality-ranks at the MCs at the same time. Figure 6 depicts the distribution of criticality-rank differences across DRAM requests, where criticality-rank difference is defined as the difference between the highest and the lowest criticality-rank of the memory requests present in the MC at the same time. This data is for one of the MCs (we observe similar distributions in other MCs), when more than one request is present in the MC buffer. In Figure 6 , diff-0 denotes the percentage of DRAM cycles during which all the memory requests in the buffer have the same criticality-rank. Similarly, diff-1 denotes the percentage of DRAM cycles during which the difference between the highest and the lowest rank of the memory requests in the MC at the same instant is 1. Note that as the maximum possible rank is 8, the difference of the highest and the lowest rank can range from 0 to 7. As we observe from Figure 6 , the rank range present in the MC significantly varies across applications. In applications such as LUH and RAY, the difference in ranks is significant during most of the execution, while in other applications such as GAUSS and CFD, the difference is 0 most of the time. Therefore, in these applications, the scope of criticality-aware memory scheduling is likely to be lower. We observe that many applications (e.g., RAY, LUH, CONS, RED) have enough scope for criticality-based prioritization.
We conclude from these results that a memory scheduler that exploits the criticality differences across different cores' memory requests has promising scope to improve overall system performance.
DESIGN AND IMPLEMENTATION

Design Challenges of CLAMS
We identify two major challenges in designing CLAMS: (I) Co-existence of critical and non-critical requests. In order to allow criticality-based prioritization, one of the important challenges is to find T hCR such that both critical and non-critical requests coexist in the MC buffer. From our prior discussions, we observe that a high value of T hCR might lead to too many cores and their corresponding requests to be considered as critical. On the other hand, a low value of T hCR might lead to a very small number of cores and their corresponding requests to be considered as criti-cal. In both scenarios, the MC buffer contains either only critical requests or only non-critical requests. This prevents the scheduler to take advantage of the differences between the ranks of the requests in the MC buffer. Therefore, to increase the opportunities for criticality-based prioritization by distinguishing critical requests from others, it is imperative to find an appropriate T hCR value that can enable substantial coexistence of both critical and non-critical requests in the system.
(II) Balancing DRAM access locality and criticality. Even though choosing an appropriate T hCR enables the co-existence of both critical and non-critical requests in the system, it might not achieve a good balance between exploiting locality (using the baseline scheduling policy that aims to maximize row buffer hit rate) and exploiting criticality (using our new policy that prioritizes critical requests). To address this trade-off, we periodically calculate PCR(T hCR) to switch between scheduling policies optimized for criticality or locality. Over execution, if PCR(T hCR) is below a threshold, which we call the Scheduling-Mode-Threshold (T hSM ), the scheduler prioritizes critical requests to ensure that the cores that cannot tolerate latency are serviced faster. However, if PCR(T hCR) exceeds T hSM , this implies that the differences in latency criticality have become insignificant and there are too many critical requests to prioritize one over another. In this case, the scheduler returns to the baseline mode of prioritizing row buffer hit requests. It is challenging to find an appropriate value for T hSM , because a too high value for T hSM would push the scheduler to serve critical requests for a longer time, potentially hampering locality. A too low value for T hSM would not provide enough opportunities for criticality based prioritization. Therefore, it is important to find an appropriate T hSM value to achieve a balance between exploiting locality and exploiting criticality. Table 1 summarizes all metrics and thresholds we consider to design the CLAMS scheduler. We will make use of these in our descriptions in the rest of Section 5. Ratio between the number of critical requests and the total number of requests, destined to b th bank. T h CR Specifies the rank up to which the core should be considered critical. T h SM Specifies the threshold below which the scheduler prioritizes critical requests.
Design Overview of CLAMS
We propose three different schemes for calculating T hCR and T hSM . The first scheme is called as Static-CLAMS because it uses a single and fixed set of values for T hCR and T hSM for all applications. However, we find that these fixed and independent choices of T hCR and T hSM make it difficult to simultaneously address the two design challenges (Section 5.1). Therefore, our second scheme, called Semi-Dyn-CLAMS, dynamically calculates T hCR based on: 1) a fixed value of T hSM , and 2) PCR(k), ∀k ∈ {1...8} information, calculated within an MC (Section 4). This scheme dynamically finds T hCR but still uses a static value for T hSM . Our third scheme is called Dyn-CLAMS because it dynamically calculates both T hCR and T hSM . It uses the same method as Semi-Dyn-CLAMS to calculate T hCR and then dynamically updates T hSM based on the calculated T hCR. The thresholds calculated by these schemes are used to determine the working mode of CLAMS. The two working modes in which CLAMS scheduler can issue requests to the banks are locality mode and criticality mode.
Locality mode. This is the default scheduling mode in which CLAMS is locality-focused. It prioritizes: 1) rowhit requests over all other requests, 2) critical requests over other requests, 3) older requests over younger ones. Hence, if there are no critical requests present, this mode follows the baseline FR-FCFS scheduling policy [74, 93] , which prioritizes: 1) row-hit requests over all other requests, 2) older requests over younger ones.
Criticality mode. In this mode, CLAMS is criticalityfocused, and optimizes mainly for criticality. It prioritizes: 1) critical requests over all other requests, 2) row hit requests over other requests, 3) older requests over younger ones. Hence, if there are no critical requests present, this mode falls back to the baseline FR-FCFS policy.
Mode Selection. The decision to be in criticality or locality mode is based on the value of PCR calculated on a per bank basis, using the per-bank value P CR b (T hCR), which is defined as the ratio between the number of critical requests destined to b th bank and the total number of requests destined to b th bank. The particular mode is decided based on Eq.1.
In the special case, when there are no critical requests destined to b th bank (P CR b (T hCR) = 0), criticality and locality mode follow exactly the same request service order.
Inter-Core vs. Intra-Core Criticality. The goal of switching to the criticality mode is to prioritize critical memory requests over other requests belonging to different cores. However, because of the procedure we follow to tag criticality rank with a memory request, it might happen that both critical and non-critical requests from the same core might co-exist in an MC. As our schemes (explained next) do not explicitly consider core-ids while serving requests, it might happen that our prioritization mechanism might prefer a critical request over another; both belonging to the same core. This procedure has limited benefit, because requests from the same core have similar utility unless they have different intra-core criticality typically caused due to memory divergence [5, 11] . In our work, we are more interested in inter-core criticality, which is due to the fact that different cores have different levels of latency tolerance. Our detailed analysis shows that our schemes benefit more from inter-core criticality. On average, in criticality mode, 76% of the decisions to prioritize critical requests over non-critical ones are made for requests from different cores.
Design of the Static-CLAMS Memory Scheduler
This is the simplest of our proposed schemes. It uses fixed values for both the thresholds to identify the working mode. However, such fixed and independent choices for threshold values make the two design challenges of CLAMS harder to solve effectively (Section 5.1). To understand this, consider Figure 7 , where we show the distribution of memory requests for one of the MCs (distribution for other MCs are similar) across different criticality-ranks when executed on our baseline architecture that employs FR-FCFS. We observe, from the AVG. bar, that T hCR=4 leads to co-existence of both critical and non-critical requests in the MC buffer. However, this value of T hCR does not provide substantial coexistence in every application. For example in, SCP, with T hCR=4, a majority of the requests are critical. Therefore, with this value of T hCR along with T hSM =20%, the scheduler will be in locality mode most of the time 7 , as it will detect that there are too many critical requests in the MC. On the other hand, with T hSM =80%, the scheduler will be mostly in criticality mode. This can degrade DRAM row buffer locality, leading to significant loss in performance. From this discussion, we conclude that: (1) there is a need for adapting the T hCR to the executing application, and (2) T hCR and T hSM should not be determined independently of each other.
Design of the Semi-Dyn-CLAMS Memory Scheduler
The primary goal of Semi-Dyn-CLAMS is to calculate T hCR with the help of a fixed T hSM value and PCR(k) information, ∀k ∈ {1...8}
8 . This procedure achieves two additional sub-goals. First, Semi-Dyn-CLAMS makes T hCR dependent on T hSM , as it calculates T hCR dynamically based on the fixed T hSM value. Therefore, Semi-Dyn-CLAMS does not determine T hCR and T hSM independently, which is desirable based on the discussion in Section 5.3. Second, it makes T hCR and T hSM cognizant of all the requests in the MC request buffer, i.e., the PCR(k), ∀k information. This is important because as PCR(k) and PCC(k) values are correlated (Section 4), making T hCR and T hSM aware of PCR(k), in turn, makes them aware of the current state of variation in criticality across cores.
To increase the opportunities of driving the memory scheduler in criticality mode, we dynamically find T hCR such that the percentage of requests that are critical, denoted by PCR(T hCR), is less than or equal to a fixed T hSM value, but also as close as possible to T hSM . In other words, we need to find the highest T hCR such that PCR(T hCR) is less than or equal to a fixed T hSM value. After obtaining 7 Note that the actual working mode selection is based on Eq. 1, where P CR b (T hCR) (and not PCR(T hCR)) is used. Thus, the actual decision of being in criticality mode or locality mode is made on a per-bank basis. Section 5.4 provides more details. 8 This information is updated every 512 cycles. We also used three other sampling size windows (256, 1024, 2048) cycles. The difference in overall average performance is less than 1%, implying that sampling window size does not have a significant impact on our design.
T hCR, the scheduler will mostly be in criticality mode because we have ensured that over a window, PCR(T hCR) is less than or equal to T hSM . However, after being in criticality mode, if PCR (even with T hCR = 1) exceeds the fixed value of T hSM , the scheduler switches to locality mode, because our scheme detects that there are too many critical requests to prioritize and thus the latency tolerance variation across cores is not significant. Therefore, in such scenarios, we set T hCR=8, which makes all requests to be considered critical. Such a value of T hCR value will always drive the scheduler to locality mode, because PCR (8) is always equal to 1 and greater than T hSM . We empirically find that T hSM prefers to be in a mid-range (40% provided the best average performance results, Section 7). This is expected because, mid-range percentage of critical requests allows the coexistence of both critical and non-critical requests in MC. Figure 8 illustrates the operation of Semi-Dyn-CLAMS over time, where we choose T hSM =40% (❶). Assume only three values of T hCR = {1,4,7} are possible for illustration purposes (in our final evaluation, we consider the full range from 1 to 8). We observe from Figure 8a that, in CONS, T hCR is chosen as 4 most of the time because this value of T hCR is the highest possible value of T hCR such that PCR(T hCR) is less than or equal to T hSM =40%. Therefore, in CONS, the scheduler will mostly be in criticality mode. In SCP (Figure 8b) , the situation is different. By choosing the same value of T hSM =40% in the first half of the execution, the scheduler will be in criticality mode most of the time, as PCR (1) is lower than T hSM =40%. However, during the second half of the execution, SCP prefers locality mode (❷), where PCR (1) line is above the horizontal line of T hSM =40% (❶). During this time, there is no T hCR such that PCR(T hCR) is less than T hSM =40%, and hence our scheme detects that there are too many critical requests (even with T hCR=1). We set the scheduler to go in locality mode by setting T hCR=8. Discussion. Recall that the actual mode selection is based on Eq.1, which compares the value of P CR b (T hCR) (and not PCR(T hCR)) with the value of T hSM . Therefore, even though Semi-Dyn-CLAMS selects a value of T hCR such that PCR(T hCR) is lower than (or equal to) T hSM , it is not necessary that P CR b (T hCR) will also be lower than (or equal to) to T hSM . Therefore, even though Semi-Dyn-CLAMS overall strives to keep the scheduler in the criticality mode, while ensuring that both critical and non-critical requests have substantial presence in MC, during actual issue of requests to the memory banks, the scheduler can be in any of the modes -locality or criticality. However, if, ∀k ∈ {1..8}, PCR(k) is greater than the T hSM value, the scheduler switches to the locality mode by setting the T hCR value to 8. This value of 8 will always switch the scheduler to the locality mode, because, by definition, both PCR (8) and P CR b (8) are always equal to 1, and therefore, it will be always greater than T hSM . We use this analysis as a foundation for our next scheme.
Importance of P CR b (T hCR) and PCR(k)∀k. For calculating the appropriate T hCR, Semi-Dyn-CLAMS consults PCR(k), ∀k information, but the scheduler makes actual decisions on the working modes based on the current set of requests to be issued to the bank, i.e., by examining P CR b (T hCR). This has two advantages. First, the actual mode decision is aware of the current state of the requests destined to each bank. Second, this decision is also aware of the status of all the requests in the MC, which, in turn, is also aware of PCC information.
Design of Dyn-CLAMS Memory Scheduler
We find Semi-Dyn-CLAMS to be an aggressive design in taking advantage of criticality because of two reasons. First, Semi-Dyn-CLAMS always strives to find opportunities to work in criticality mode. Second, Semi-Dyn-CLAMS goes into locality mode only when there are too many critical requests at T hCR=1 (PCR(1) > T hSM ) in the MC buffer. Due to these two reasons, we observe significant loss in locality and performance in some applications (e.g., SCP and RAY) where locality is very important.
Even though Semi-Dyn-CLAMS calculates a T hCR value that facilitates the scheduler to be in criticality mode, when it actually issues requests to the bank, the scheduler might actually pick locality mode based on the P CR b (T hCR) value for each bank (Section 5.4). The goal of Dyn-CLAMS is to improve locality by increasing such opportunities.
To do so, we eliminate one of the important limitations of Semi-Dyn-CLAMS: that it still uses a fixed value of T hSM . In other words, in Semi-Dyn-CLAMS, T hCR-T hSM dependence is only one way, and T hSM is not updated based on the calculated T hCR value. Therefore, the key idea of Dyn-CLAMS is to first gauge the negative effect of the loss in rowlocality on the latency tolerance (i.e., performance) of the cores by dynamically examining T hCR, and then restoring the loss by lowering the value of T hSM as much as possible while maintaining the same value of T hCR calculated using Semi-Dyn-CLAMS. This is because, with a lower value of T hSM , the scheduler is more likely to work in locality mode (see Eq. 1).
Dyn-CLAMS uses exactly the same procedure as adopted by Semi-Dyn-CLAMS to calculate T hCR, but in addition, also lowers T hSM . At the beginning of every window, we start with a fixed T hSM value (T hSMinit) to determine T hCR using Semi-Dyn-CLAMS. The value of T hSMinit is equal to 40%, which we calculated based on extensive ex- Table 2 : Pseudo code for our proposed schemes
Dyn-CLAMS (Section 5.5)
T hSM = T hSMinit; T hCR = 8.
perimental evaluation. After calculating T hCR, we update (lower) the value of T hSM to PCR(T hCR). By doing so, T hCR remains the same as per Semi-Dyn-CLAMS scheme, but T hSM is reduced. Thus, both T hCR and T hSM values are updated dynamically. Figure 9 illustrates this scheme. For CONS, we observed in Semi-Dyn-CLAMS (Figure 8 ) that T hCR is usually 4, but in Dyn-CLAMS, while maintaining the same T hCR, the value of T hSM is lowered (pointed by ❶ → ❸) such that it closely resembles the PCR(4) curve. Similarly, in SCP, the value of T hSM is lowered to match closely with PCR(1). However, in cases when SCP prefers locality mode (❷), Semi-Dyn-CLAMS sets T hCR to 8, and Dyn-CLAMS sets T hSM to 0, making the scheduler work in locality mode. Table 2 formally describes the procedures adopted by our schemes. 
Hardware Overheads
We describe the hardware overheads of the three flavors of CLAMS. All three flavors requires logic to tag a memory request with the criticality of the core that generates it.
Tagging memory requests with core criticality. Each core is assigned with a rank depending on its current state of latency tolerance. As the maximum possible number of warps on a core is 48, we need two 13-bit counters to store the windowed-average of short-latency and issued warps over 128 cycles. We calculate the rank using one 13-bit divider and eight comparators. This rank is stored in a 3-bit register. At the time when a memory request is issued, we tag the memory request with the corresponding core's rank.
(I) Static-CLAMS. Two 8-bit up-down counters perbank (max. MC buffer size is 256) are required to track the number of critical and pending memory requests. For mode selection, we compare the value of P CR b (T hCR) to a fixed value of T hSM with the help of comparator. T hCR (3 bits) and T hSM (7 bits) values are stored as fixed thresholds in registers at the MC.
(II) Semi-Dyn-CLAMS. We calculate PCR(k) ∀k per MC over a window of 512 cycles by keeping track of the critical requests and the number of total requests at the MC. We need one 9-bit counter per rank and one 9-bit counter to keep track of the pending memory requests. We take a snapshot of these counters in extra storage, and then flush the counters. We then calculate PCR(k) ∀k based on the snapshot values, and store them in 8 PCR(k) registers. To calculate T hCR, we compare the fixed T hSM value with 8 PCR(k) registers.
(III) Dyn-CLAMS. This scheme updates T hSM with the value of PCR(T hCR), Thus, it does not require extra overhead over Semi-Dyn-CLAMS. The information for all schemes is computed locally at the MCs. The total storage required for one of the MCs is 43B.
EVALUATION METHODOLOGY
We simulate the baseline architecture described in Table 3 using GPGPU-Sim v3.2.1 [6] , a cycle-accurate GPU simulator. We studied 11 applications (Table 4 ) from various suites such as SDK [66] , Rodinia [12] , LLNL [42] , and SHOC [13] . We classify these applications into two classes. Class-A applications show high-to-moderate scope for criticality-aware scheduling because of the presence of variation in criticality across cores (see Figure 1) . The other applications are classified as Class-B because of low scope for criticality-aware scheduling (see Figure 6 and Figure 1 ). All the applications are executed until completion, except for LUH, CONS, and CFD, where we execute 500 million instructions. Table also shows: 1) Average occupancy (occ) of a GPU core in terms of warps, 2) Average T hCR and T hSM calculated using Semi-Dyn-CLAMS and Dyn-CLAMS, respectively, and 3) % of critical requests served in criticality-mode with Dyn-CLAMS (%-cri). 
EXPERIMENTAL RESULTS
In this section, we analyze the performance of three CLAMS designs, along with two more memory schedulers: FR-FCFS-Cap-Best and Static-CLAMS-Best. FR-FCFSCap (streak control) scheduler [62] enforces a cap on the younger row-hit requests that can be serviced before an older row request to the same bank. When the cap is reached, FCFS policy is applied. While such a cap alleviates the starvation problem for waiting requests, it is not aware of the criticality of requests it is servicing. We show the results of FR-FCFS-Cap-Best that picks the best performing cap threshold, profiled separately for each application. Evaluated choices for cap values are 2, 4, 6, 8, 12 and 16. Static-Best-CLAMS is the Static-CLAMS scheduler that uses the best performing combination of T hCR and T hSM , profiled separately for each application. In contrast to Static-Best-CLAMS, Static-CLAMS uses a single set of thresholds (T hCR=4 and T hSM =20%) that provides the best average performance across all applications. The values of these thresholds are chosen from a pool of 42 (7 × 6) different combinations formed using fixed values of T hCR (1 through 7) and T hSM (0% through 100% in steps of 20%). Note that both FR-FCFS-Cap-Best and Static-Best-CLAMS are hard to implement as they require an exhaustive search across many threshold combinations on a per application basis. We observe that the FR-FCFS-Cap results are very sensitive to thresholds and a single threshold does not work well for all the applications. Dynamic adaptation of such thresholds is non-trivial and that is why we propose CLAMS. Figure 10 shows the IPC improvement over FR-FCFS of proposed memory schedulers. We provide two averages, GMEAN for all applications, and GMEAN-A for only Class-A applications. We also present auxiliary metrics related to DRAM and GPU cores in Figure 11 . Figure 11a shows the Row Buffer Hit Rate (RBHR) to measure DRAM locality. Figure 11b depicts the latency of critical memory requests (with respective values of T hCR), and Figure 11c shows the core stall cycles during which GPU cores are not able to issue any warps. Reductions in critical request latencies and core stall cycles are attributed to our prioritization schemes which favor critical requests. All results are normalized to the baseline FR-FCFS scheduler.
Analysis of Static-CLAMS. Using a single set of thresholds (T hCR=4 and T hSM =20%) for all applications does not lead to significant improvements over FR-FCFS in SCP and RED. This is expected because with T hCR=4, a high percentage of requests are treated as critical, and using T hSM =20% along with it pushes the scheduler to work mostly in locality mode. However, for LUH, we observe 10% IPC improvement, because static thresholds address both the design challenges reasonably (Section 5.1). On average, Static-CLAMS provides 3% IPC improvement for all 11 applications. Although none of the applications experience performance degradation, this scheme is still far from the upper-bound performance achievable with Static-Best-CLAMS.
Analysis of Semi-Dyn-CLAMS. We first analyze the dynamic changes in T hCR calculated by the Semi-Dyn-CLAMS scheme for two applications -SCP and CONS. Figure 12 shows these results for two fixed values (40%, 80%) of T hSM . We first start when T hSM =40%. In SCP, SemiDyn-CLAMS chooses T hCR=1 in the first half of the execution ( A ) (as expected from our discussion in Section 5). In the second half of the execution ( B ), we observe many switches to T hCR=8 as Semi-Dyn-CLAMS detects that there are too many critical requests and hence switches to locality mode. In CONS, our scheme chooses T hCR between 4 and 5 and mostly remains in criticality mode. However, when T hSM is set to 80%, we observe an increase in T hCR values for SCP in the first half of the execution ( A ), and Semi-Dyn-CLAMS switches to locality mode less often (because fewer instances are observed where T hCR=8). This is expected because with a higher T hSM value, the scheduler will switch to criticality mode more often. On average, Semi-Dyn-CLAMS provides 5% IPC improvement over FR-FCFS. RED, RAY, and LPS experience 13%, 7%, and 5% improvement, respectively. As desired, this scheme attempts to push the scheduler mostly to criticality mode, which helps to reduce the latency of critical requests further by 6% (at the cost of 10% reduction in RBHR) compared to Static-CLAMS. This in turn reduces the core stall cycles further by 2% compared to Static-CLAMS (Figure 11c ). In SCP, row buffer hit rate is hampered the most, by 30% (Figure 11a) , leading to 5% performance degradation compared to FR-FCFS. On the other hand, in RED, even though RBHR is reduced by 20%, performance improves significantly (by 12%) due to the reduction in critical request latency and core stall cycles. Our detailed analysis shows that, in RED, the impact of locality on performance is much lower than that of criticality, and vice versa in SCP. Our next scheme, Dyn-CLAMS is expected to recover the loss in locality and performance by reducing the T hSM value dynamically.
Analysis of Dyn-CLAMS. We first analyze the dynamic changes in T hSM calculated by the Dyn-CLAMS scheme for two applications -SCP and CONS. Figure 13 shows these changes when T hSMinit = 40% and 80%. We start with analyzing the T hSM curves when T hSMinit=40%. In SCP and CONS, we find that the value of T hSM is less than or equal to 40%. This helps the scheduler to switch to locality mode more frequently, as discussed in Section 5.5. During the phases when T hCR=8 (as pointed in Figure 12 by B ), T hSM value is 0% ( B ), pushing the scheduler to always be in locality mode. For T hSMinit = 80% curves, we observe that the value of T hSM is much higher due to the increase in T hCR values. On average, Dyn-CLAMS performs better than all three memory scheduling schemes except the upper bound StaticBest-CLAMS. RED, RAY, and LUH are the best performers with 15%, 15%, and 10% improvement over FR-FCFS, respectively. This scheme is especially useful for applications where exploiting locality is at least as important as exploiting criticality. For example, in SCP and RAY, RBHR is improved by 5% and 7%, respectively (Figure 11a ), leading to additional benefits over Semi-Dyn-CLAMS. We also observe reduction in PCC(1) for these applications (22%, 25%, and 6%, respectively), as expected from our discussion in Section 3.2.
We further observe from Figure 10 that the gap between Dyn-CLAMS and Static-CLAMS-Best is not significant for many applications, suggesting that Dyn-CLAMS is able to dynamically calculate the best static combinations of thresholds for each application, as shown in Table 4 , without the need for any offline application profiling. We also report the percentage of critical requests that are served in criticality mode (%-cri) in Table 4 . For SCP and BLK, even though %-cri is very high, Dyn-CLAMS does not show benefit because the number of critical requests is small. For Class-A applications, %-cri is significant, which shows that Dyn-CLAMS is able to improve performance by prioritizing critical requests. In summary, Dyn-CLAMS achieves 9% IPC improvement over FR-FCFS, 5% over FR-FCFS-Cap-Best, and also is within 1% of the Static-CLAMS-Best for Class-A applications. The performance of none of the Class-B applications degrades with our third, most dynamic scheme. To get a deeper understanding into these performance results, Figure 14 shows the break down of the memory bandwidth for FR-FCFS and Dyn-CLAMS schemes into the following components: (A) Useful-BW: the percentage of DRAM cycles during which the application moves data (reads and writes) over the DRAM interface, (B) Wasted-BW: the percentage of DRAM cycles during which no data is transferred over the DRAM interface due to DRAM timing constraints 9 , but there are pending memory requests in the MC buffer, and (C) Idle-BW: the percentage of DRAM cycles during which there are no requests pending in the MC buffer, and hence DRAM is idle. We observe that IPC and Useful-BW are highly correlated, which is consistent with the findings shown by Guz et al. [31, 32] . We further observe that Wasted-BW increases in LUH and RAY with Dyn-CLAMS because of the loss in RBHR. This is expected as the loss in locality causes more row conflicts. However, in SCAN, in spite of the reduction in RBHR, we observe negligible reduction in Wasted-BW. This is because Dyn-CLAMS enables more cores to be active at a time, allowing requests from more cores to take advantage of BLP. This increase in BLP helps to mask the negative effects of the loss in locality.
Brief Summary of Sensitivity Studies. For SemiDyn-CLAMS, increasing the T hSM value from 20% to 40% improves the performance of applications (e.g., CONS, RED) that prefer the criticality mode. However, beyond T hSM =40%, performance of most applications (except RED) saturates. Performance starts declining after T hSM =60% due to the steep decrease in RBHR. We observe similar trends for T hSMinit in Dyn-CLAMS. On average, a value of 40% for both T hSM and T hSMinit leads to the best average performance results across all our applications.
formance compared to FR-FCFS [50] . On the other hand, CLAMS dynamically detects the preferred mode (locality or criticality) for applications at runtime and switches between two modes: Criticality and Locality. Due to its heavily dynamic nature in adapting thresholds used to workload characteristics, we find that our mechanism does not degrade any workload's performance. Yuan et al. [91] propose an arbitration mechanism in the interconnection network to restore the lost row buffer locality caused by the interleaving of requests. They showed that performance of in-order DRAM is competitive to FR-FCFS. In this paper, we show qualitatively and quantitatively that CLAMS outperforms FR-FCFS. Ausavarungnirun et al. [5] develop a technique that can prioritize some warps over others based on the latency tolerance characteristics of the warps. Our core-level criticality based mechanisms can be combined with such warplevel criticality based mechanisms for higher performance improvements.
Warp Scheduling in GPUs. Narasiman et al. [64] and Gebhart et al. [25] proposed two-level warp schedulers to improve latency tolerance and energy consumption in GPUs, respectively. Rogers et al. [75] and Jog et al. [41] proposed warp schedulers to reduce contention in caches. Lee et al. [54] proposed a criticality-aware warp scheduler that prefers critical warps over others for better latency tolerance. None of these works specifically coordinate with the underlying memory schedulers for orchestrated warp and memory scheduling decisions. CLAMS provides a substrate to foster such research, as it incorporates the core-criticality information while making memory scheduling decisions.
CONCLUSIONS
We introduce the notion of core criticality in GPUs, a measure of latency tolerance of a GPU core, and a new GPU memory scheduler, called CLAMS, which exploits this new measure to improve GPU performance. Our scheduler takes into account the latency tolerance of GPU cores and prioritizes memory requests from such cores, when doing so would be beneficial. CLAMS dynamically determines the importance of exploiting core criticality versus exploiting DRAM locality by monitoring the fraction of critical requests in the memory request buffers. As such, it can adapt well to changing workload demands by swiftly switching between two scheduling policies optimized for criticality and locality. Our evaluations show that CLAMS provides significant performance benefits for the class of applications that exhibit high variance in criticality across cores, without hurting the performance of other applications. We conclude that considering core criticality is a promising way to improve GPU performance and hope future works can take advantage of the notion of core criticality for other system optimizations. In particular, we believe a promising area of research is to explore this notion within the context of heterogeneous CPU-GPU memory systems.
